EXPERIMENT-8

Objective: To design and simulate parity generator using VHDL.

Resources Required:

Hardware Requirement: Computer

Software Requirement: XILINX 8.2 Software

Theory:

Parity evaluates whether the number of "1" bits in a binary code is odd or even. This provides a simple means of error checking. There are two types of parity with opposite results. Even parity results in a "1" if there are an odd number of "1" bits in the original code, and "0" if there are an even number. The even parity bit can be appended to the code to make the number of "1" bits even. Odd parity results in a "0" if there are an odd number of "1" bits, and "1" if there are an even number. The odd parity bit can be appended to the code to make the number of "1" bits even. Odd parity bit can be appended to the code to make the number of "1" bits odd.



Truth Table:

D7	D6	D5	D4	D3	D2	D1	DO	Even_parity	Odd_parity
1	0	1	1	0	0	1	0	0	1
1	1	0	0	1	0	0	0	1	0
1	1	1	1	1	0	1	1	1	0
1	0	1	1	1	1	1	0	0	1
0	0	1	0	1	0	1	0	1	0
0	1	1	1	0	1	0	1	1	0
0	1	0	1	0	0	1	1	0	1

VHDL Code:

```
library ieee;
use ieee.std logic 1164.all;
entity parity is
      port( data:in bit vector(7 downto 0);
                    even p,odd p: out bit);
end parity;
architecture parity gen of parity is
signal temp : bit vector(5 downto 0);
  begin
    temp(0) \leq data(0) xor data(1);
    temp(1) \le temp(0) xor data(2);
    temp(2) \le temp(1) \text{ xor } data(3);
    temp(3) \leq temp(2) \text{ xor } data(4);
    temp(4) \leq temp(3) \text{ xor } data(5);
    temp(5) \le temp(4) xor data(6);
    even p <= temp(5) xor data(7);</pre>
    odd p \le not(temp(5) xor data(7));
```

end parity_gen;

Output:

		Val 14.	0 ps	10.0 ns	20.	Dins 30	0.0 ns	40.0 ns	50.0 ns	60.0 ns
	Name			14.07	75 ns					
D	🗄 data	B 11	10000	011 111	11011)	(10111110		01111011	X 00011	100 <u>×</u> 10
@ 9	even_p	ĺ			1	0		1		
10	odd_p	1			0	1				

<u>Results:</u>VHDL codes of parity generator is simulated & synthesized.